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Abstract 
The eflect of defects within a single cell 
of a static random access memory (SRAM) 
is examined. All major types of faults, in- 
cluding bridging, transistor stuck-open and 
stuck-on, are examined. A significant frac- 
tion of all faults cause high IDDQ values to 
be observed. Faults leading to  inter-cell cou- 
pling are identified. 
all the faults can be considered to be stuck- 
at-0/1 in the memory array, with the addi- 
tion of of state transition faults and data re- 
tention faults. Test algorithms for SRAMs, 
based on physical spot defects, which are 
modeled as local disturbances in the layout 
of an SRAM cell and translated to defects in 
the corresponding transistor diagram, have 
been proposed. 
In this paper, we examine fault models for 
the SRAM cell at the transistor level. We 
consider both functional and IDDQ moni- 
toring. All major transistor faults are con- 
sidered assuming hard shorts for the bridg- 
ing faults. 
1. Introduction 
With the increase of cell density, not only 
does the probability of memory failures in- 
crease, but the nature of the failure modes 
becomes more complex and subtle [l, 21. 
Many RAM test algorithms based on differ- 
ent fault models have been proposed. Ac- 
tiveness of test algorithms depends on the 
accuracy of the fault model, which is used 
to represent the physical failures [2, 31. A 
widely used fault model for RAM devices 
was proposed by Nair et. a1 [4]. In this 
model, defects in the address decoder and 
the Read/Write logic are mapped onto func- 
tionally equivalent faults in the memory ar- 
ray. The advantage of this model is that 
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2. Faults in Register Storage Elements 
Recent studies have shown that the tradi- 
tional stuck-at fault model is insufficient 'for 
modeling faults in storage elements. Ref- 
erence [2] shows that a significant frac- 
tion of faults cannot be modeled as in- 
put/output stuck-at-0/1 for elementary reg- 
ister storage elements. Consider for ex- 
ample, the transmission-gate latch in Fig- 
ure 1. Some faults cause the cell to ex- 
- --1- 
hibit data-feed-through behavior, i.e. the 
input data D or D is propagated to the 
output. Other faults cause the cell to ex- 
hibit clock-feed-through, i.e CLK or CLK 
is propagated to the output. These effects 
are discussed in [5] shows in detail. Be- 
sides the feed-through behaviors, some faults 
cause logic non-retention problems, always 
(NR) or conditionally (CNR). This means 
that cell works properly in the transparent 
phase, but not in the latching phase. In- 
determinate faults are regarded to be para- 
metric because they can be detected only 
by monitoring the quiescent supply current 
(IDDQ). Table 2 summerizes the faulty be- 
havior of the cell in Figure l. 
CLK .4 .4 
dK 
Figure 1: The Transmission-gate latch 
Table 1: Behavior of the transmission-gate latch 
3. Detailed Examination of the SRAM 
Cell 
The static cells used in memory chips also 
use feedback to retain the latched signal. 
However a new logical value is forced in us- 
ing a higher strength signal on the bit or bit, 
rather than gating it in using a clock signal. 
The common CMOS SRAM cell is shown 
in Figure 2. Two PMOS transistors are used 
as pull-up loads for the bit and bit lines. The 
pull-down transistors of the cross-coupled 
inverters are chosen to be two or three times 
wider than the pass transistor in order to 
avoid charge sharing during read operation. 
The two pull-up transistors of the inverters 
have minimum size to retain charge lost due 
to leakage current [6]. Although this cell 
is a storage element, the observations given 
in [3] for the fault analysis of the elemen- 
tary storage elements cannot be applied for 
SRAM cells. This is because the SRAM is 
a symmetric structure with complimentary 
bidirectional inputs/outputs and the cell is 
only indirectly observable via the read cir- 
cuitry. Here we consider all possible tran- 
sistors stuck-on, stuck-open and bridging 
faults. Behavior of the cell under stuck- 
on/open faults is given in table 2. The re- 
sults presented depend on the transistor siz- 
ing and the read circuitry. ‘I’ corresponds to 
IDDQ testable and ‘i’ corresponds to inde- 
terminate behavior, which depends on the 
signal strength. Possible inter-cell coupling 
is indicated using the cx notation. For ex- 
ample ‘cb’ corresponds coupling involving 




Figure 2: The SRAM cell 
i.cb SA0 
Consider stuck-open fault in transistor 1. 
This fault isolates node X from the bit line. 
The write operation is not affected because 
of the signal received from bit. During the 
read operation, the bit line is pulled-up, 
while the bit functions properly. This sug- 
gest that observing this fault depends on the 
read circuitry of the sense amplifier. If the 
design is such that the circuit responds to 
the variations in bit line faster than that of 
the bit, then this fault appears as stuck-at-1. 
The sense apmlifier may cause high IDDQ 
when both bit and bit signal are 1. Sim- 
ilarly stuck-open fault in transistor 6 can 
be modeled as stuck-at-0. Stuck-on fault 
in transistor 1 connects the bit line with 
node X. The behavior of the fault is de- 
pendent on the logic value of node X and 
the relative strengths of the signals and is 
thus termed indeterminate. This fault can 
cause coupling between this cell and other 
cells through the bit line (cb). The same 
is true for the stuck-on fault in transistor 
6. Stuck-open faults in transistors 2 and 
4 cannot affect the functional behavior of 
the cell. Stuck-on faults in transistors 3 and 
5, not only change the functional behavior, 
but cause increase in IDDQ due to the path 
between V d d  and V,, when the fault is acti- 
vated. 
11 2 11 fault-free. I 11 read circuitrv denendent 11 
II 4 II fault-free. I II fault-free II 
Table 2: Behavior of the S U M  cell under Stuck- 
onlopen faults 
The behavior of the cell under all possible 
shorts is also examined. Results in Table 2 
show that most faults change the functional 
behavior with increase in IDDQ during the 
write cycle. Some shorts causing the cell to 
be stuck-at may be dependent on the tran- 
sistor dimensions. Shorts involving power 
nodes Vdd and V,, With each X and Y nodes 
can enhance the IDDQ drawn by the cel-1. 
4. Conclusions 
In this paper, we present a detailed ex- 
amination of the SRAM cell. The results 
show that a large fraction of faults cause in- 
crease in IDDQ, which suggests that current 
testing can be very effective for SRAMs [7]. 
Some faults may not be detected without us- 
ing IDDQ monitoring. The cost of testing 
can be reduced by designing the memory ar- 
80 
ray for high current testability. The results 
presented here can be extracted by consider- 
ing defects that affect multiple cells. Using 
inductive fault analysis, or using industrial 
data from actual faulty chips, probabilities 
can be assigned to different failure modes. 
This can be used for optimization of test 
strategies. 
1st. node 





























2nd. node 11 Effect 
II i ,  I, cw 
SAO, I, cb 
SA1, I, cb 
i ,  I 
SA1, I, cb 
SAO, I, cb 
SA1, I, cbw 
SAO, I ,  cbw 
i, I, cbb 
SA1, I 
SAO, I 
i ,  I 
SA1, I, cw 
i ,  cb 
SAO, I 
SA1, I 
SA1, I, cw 
i ,  cbz 
Table 3: Behavior of the SRAM cell under bridging 
faults 
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